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INTRODUCTION
Therefore, only the output characteristics of the nMOS An alternative to the classical scaling concept of and PMOS devices with 5 &decade are shown in doping concentration and n*/p'-polysilicon dual gate 1E16 cm-' there % no influence on the device work-function is the emerging concept using extreme performance. thin and undoped silicon films with midgap gate
In contrast to this the steeper doping materials to achieve the ITRS Roadmap specifications. conceneation is unfavourable for the off-current despite In this concept the effective channel length is no longer a of the smaller gate overlap region. The devices with figure of merit for device performance because the 3 d d e c a d e have a ten times larger off-current at metallurgical pn-junction vanishes. New parameters such IVosl=0.9V as shown in Fig. 3 . The origin of these as the gradient of the doping concentration, the silicon different behaviours is the band-to-band tunnelling film thickness and the gate workfunction of new current (GIDL, gate-induced drain leakage) which is materials have now significant impact on device higher at steeper doping profiles. The GIDLcurrent is performance. the off-current limitation for UTB-SO1 MOSFETs.
Due to the lack of accurate physics-based compact Thus, in the following we concentrate on the second models for FD-UTB-SO1 with undoped silicon bodies device with S d d e c a d e (see Table 1 ). For mixedmode we investigate the impact of these technological calculations we use the following models: Driftparameters on the inverter delay using the Diffusion with band-to-band tunnelling but without MIXEDMODE simulator from Silvaco [2]. In such a circuit simulator the intrinsic devices are calculated by device simulation (ATLAS) and the SPICE input language is used for circuit specification. impact ionisation.
DOPING CONCENTRATION GRADIENT
The cross section of the device smcture for the mixedmode simulation is given in Fig. 1 [4] . However, for these materials the value of the fmal workfunction depends on processing and underlying dielectric. Therefore, we investigate the impact of the supply voltage of the device as a function of the gate workfunction on the inverter delay: To evaluate the performance of a basic inverter circuit we use the simulation scheme illustrate in Fig. 5 . The simulation scheme ensures a. realistic input pulse forming by the fust inverter and also considers the fanout and wire loading by RI& and Clad. The inverter is optimised to switch at VDd2 by adjusting the channel width ratio WJW,. (e.g. 2.46pdlpm @ VDD*.8v, OM=4.71eV). The simulated average inverter delay to=O.S(tD,o+tml) is based on the delays of the 1-0 and curves of the nMOSFET for different gate workfunctions and supply voltages. The dashed lines mark the roadmap specifications for the different types of devices (HP=high performance, LOP=low operation power, LSTP=low standby power). The simulations results indicate that for the HP-device a wide range of different gate materials and supply voltages will satisfy the roadmap specifications. For the LOP-device the design window is much smaller. Only midgap gate materials in the range of 4.71 * 0.1 eV can achieve on-currents exceeding 600pNpm and off-currents below 300pNpm The LSTP specification is not achievable for this SOnm-device with any workfunction combination because the GIDL-current limits the off-current to values above 10OpA. Finally, the simulated average gate delay is shown in 
LOCAL INTERCONNECTS
A third technological innovation in UTB-SO1 MOSFETs is a low-k intermetal dielectric (IMD). However, the integration significantly complicates moving fiom SiOl (k4) to porous low-k materials ( k 2 ) or to ideal airgaps ( k l ) . To assess the necessity of introducing low-k IMD for local interconnects we investigate three different scenarios (see Fig. 10 ) for the comparison of two MOSFETs with different channel widths (W=SOnm, top row and W=lpm, bonom row). In the frst case the interconnect of Ipm length, has no neighbouring line, and in the second and third case there are one and three neighbouring lines, respectively (cases A, B and C correspond to Cwlw=0.Ol; 0.06 and 0.12fF). Fig. 11 depicts the impact of the channel width on the inverter delay to as a fiction of the local interconnect capacity CwIw. Consequently, wide driver MOSFETs are not sensitive to the capacitive surrounding. In contrast to this, for narrow MOSFETs such as used in low power logic gates the inverter delay is increasing dramatically. Nevertheless, the gate capacitance is still the dominating contribution of the inverter delay t D as shown in Fig. 9 for large fan-out.
CONCLUSIONS
The impact of various technological parameters on inverter delay of UTB-SOX devices with undoped bodies has been analysed by mixedmode simulations for different supply voltages. We fmd that with a steeper doping concentration gradient there is no influence on the on-current, but a significant off-cFent due to the increase of the GIDLcurrent occurs. For high performance devices there is a wide design window with different gate workfunctions to achieve the roadmap specifications. Devices for low operation power circuits can meet the roadmap targets with midgap workfunctions but devices for low standby power applications suffer from the high GIDL-current. The use of low-k materials instead of silicon dioxide for local interconnects can improve the speed of digital circuits up to 20% for circuit designs with condensed wiring and with minimum sized driver MOSFETs.
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